A Low-Complexity and High-Throughput RTL Design of a BCH (15,7) Decoder
نویسنده
چکیده
The Bose, Chaudhuri and Hocquenghem (BCH) codes form a large class of powerful random-error correcting cyclic codes. However, the implementation of its decoder requires high-complexity computation resources with a huge number of sequential circuits. This paper presents a low-complexity register transfer level (RTL) circuit design of a BCH decoder. In accordance with the table relationship between the syndrome and the error bit position, we propose a circuit that is mostly occupied by combinational elements without any sequential evolvement. Therefore the designed system has a low complexity and high throughput properties. The implementation of the BCH (15,7)decoder on Virtex 5 FX70TFF1136 requires 77 look-up tables (LUTs) with the maximum throughput reaching 1.7 Gbps.
منابع مشابه
Design and Implementation of Power Efficient Turbo Decoder
Turbo decoding is viewed as superior alternate decoding technique in communication system, the circuit complexity and power consumption of turbo decoder implementation can often be prohibitive for power constrained system. To address these issues a power efficient turbo decoder based on soft out viterbi algorithm is designed. SOVA based turbo decoder can be implemented with high throughput and ...
متن کاملA High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical Communications
This paper presents a two-iteration concatenated Bose-Chaudhuri-Hocquenghem (BCH) code and its highspeed low-complexity two-parallel decoder architecture for 100 Gb/s optical communications. The proposed architecture features a very high data processing rate as well as excellent error correction capability. A low-complexity syndrome computation architecture and a high-speed dual-processing pipe...
متن کاملUltra-High-Speed Reed-Solomon turbo decoder
This article presents an FPGA implementation of an ultra-high-speed Reed-Solomon (RS) turbo decoder. A performance analysis is performed showing that RS Block Turbo Codes (RS-BTC) have decoding performance equivalent to Bose Ray-Chaudhuri Hocquenghem-Block Turbo Codes (BCH-BTC). A ratio between the decoder throughput and the decoder area is used to show the higher ef ciency of the RS full para...
متن کاملCombined Control Flow Dominated and Data Flow
This paper presents the design of a Videophone Coder-Decoder Motion Estimator using two High-Level Synthesis tools. Indeed, the combination of a Control Flow Dominated part (complex communication protocol) with a Data Flow Dominated part (high throughput computations) makes this circuit diicult to be synthesized by a single HLS tool. The combination of two HLS tools for the high-level design of...
متن کاملOn the higher ef ciency of parallel Reed-Solomon turbo-decoding
In this paper, we demonstrate the higher hardware ef ciency of Reed-Solomon (RS) parallel turbo decoding compared with BCH parallel turbo decoding. Based on an innovative architecture, this is the rst implementation of fully parallel RS turbo decoder. A performance analysis is performed showing that RS Block Turbo Codes (RS-BTC) have decoding performance equivalent to Bose Ray-Chaudhuri Hocque...
متن کامل